



# RAD5515™ single-core system-on-chip power architecture processor

The RAD5515 single-core processor is a highly integrated solution with significantly improved power and performance for emerging on-board processing applications.

The RAD5515 system-on-chip (SoC) microprocessor offers a balanced combination of a RAD5500™ 32/64-bit power architecture processor for portability of heritage software, high speed and increased memory capacity powered by a DDR2/3 DRAM memory interface, and high I/O throughput based on serializer/deserializer (SerDes) high speed links.

With up to three levels of on-die cache, two RapidIO® (SRIO) ports, and a 16-port SpaceWire router, the RAD5515 SoC microprocessor provides a powerful solution for users requiring high speed serial links.




## Key features and benefits

- Processor throughput of up to 1.4 giga operations per second (GOPS)/0.9 GFLOPS and memory bandwidth of up to 51 Gb/s and I/O throughput of up to 32 Gb/s enables superior efficiency
- 16-port router supports space-specific SpaceWire serial protocol
- Designed for insertion into the SpaceVPX standard, supporting the RapidIO data plane, SpaceWire control plane, and inter-integrated circuit (I2C) utility plane
- Reduced size, weight, and power based on the QorIQ® architecture allows for support of various applications
- 64-bit core allows direct addressability to 64GB of memory, improves double precision floating point performance, and achieves 3.0 Dhrystone MIPS (DMIPS)/MHz
- Multiple levels of cache memory minimizes access to main memory, maximizing effective throughput
- Data path acceleration architecture (DPAA) offloads functions from the processor cores, further enhancing performance
- Two serial RapidIO ports implement efficient handling of message and streaming data packets
- Trust architecture infrastructure provides for secure boot, integrity code testing, data encryption, and partitioning of the system to prevent unauthorized access to memory locations, enabling secure operation
- 32-bit parallel peripheral component interconnect (PCI) interface enables legacy

## Specifications

<b>Technology</b>	Radiation-hardened by design RH45® circuit library Trusted foundry 45nm silicon-on-insulator (SOI) process 1752-pin, 45mm ceramic column grid array package
<b>Temperature</b>	Operating at -55 to +125 degrees Celsius
<b>Radiation-hardness</b>	Total ionizing dose: 1 Mrad (Si) Single event upset (SEU): SRAMs: <2E-9 upsets/bit-day, prior to the integrated ECC correction SEU: Flip-flops: 8E-14 upsets/bit-day Latch-up immune
<b>Power Supply</b>	0.95 V +/- 5 percent core 1.5 or 1.8 V +/- 5 percent SerDes and double data rate (DDR) I/O 1.8 V, 2.5 V, and/or 3.3 V I/O (user programmable)
<b>Power dissipation</b>	13.7 watts at 95 degrees Celsius and +5 percent voltage All interfaces operational
<b>Interfaces</b>	Two serial RapidIO ports across eight lanes; up to 5 Gbaud/lane 16 SpaceWire links with embedded router Four I2C interfaces Serial peripheral interface (SPI) 32-bit parallel PCI Two dual UARTs (four simple or two advanced)
<b>Memory</b>	DDR2/3 DRAM interfaces with interleaving NAND flash controller SRAM/EEPROM controller
<b>Test and debug</b>	Aurora protocol SerDes trace/debug JTAG master and slave interfaces

## Hardware block diagram



### For more information contact:

BAE Systems  
9300 Wellington Road  
Manassas, Virginia 20110-4122  
T: 571 364 7777  
E: [space.contact@baesystems.com](mailto:space.contact@baesystems.com)  
W: [www.baesystems.com](http://www.baesystems.com)

Cleared for open publication on 00/00



### Disclaimer and copyright

This document gives only a general description of the product(s) and service(s) and, except where expressly provided otherwise, shall not form any part of any contract. From time to time, changes may be made in the products or the conditions of supply.

BAE SYSTEMS is a registered trademark of BAE Systems plc.  
©2017 BAE Systems. All rights reserved.  
CS-17-A05-05